Embedded Systems with Microcontrollers

Microcontrollers in Embedded Systems
This is the OLD website.
To go to the New Microcontroller.com website, Click Here!

   Online Since 1996        This Page Last Revised 14 Nov 2002  
 
Microcontrollers for
Embedded Systems
Designers
SEARCH
 

Advertise with
Microcontroller.com
and Promote Your
Product or Service!

 

Home
Micros
Tools
App Notes
 Inside 
References
Semis
Tutorials
Readme.txt
News
Marketplace
Events
Jokes
Contact
 

Best Viewed at
800x600 (minimum)
with

Netscape
Navigator 4.08
or later

Internet
Explorer 4.0
or later
  

 

 

 

hitachi.gif (2996 bytes)

Hitachi Introduces New Core: SH3-DSP DSP/Microcontroller

Company:  

Hitachi Semiconductor

Category:  

Microcontroller Cores (new core)

Date:  

15-Oct-1998

Brisbane, California (microcontroller.com) - Hitachi Semiconductor  introduced a new microcontroller core, the SH3-DSP. This new core combines the functionality of Hitachi's SuperHTM SH3 RISC core with specific digital signal processor (DSP) features.

The first addition to the SH3-DSP family, the SH7729, code named ArrowHead, is targeted for communications applications (communications applications are typically served by a DSP) that also need to perform the control-oriented tasks of a microcontroller. Examples of target applications include IP telephony devices, network access appliances, mobile products, cable modems, and residential gateways.

Features
Core: SH3-DSP
Architecture: Load/Store, big-endian or little-endian selectable

  • 0.25µ TLM CMOS Process
  • 32-bit internal data path
  • Most instructions execute in one cycle
  • 32/16/8-bit external bus
  • 448MB address space
  • 66MHz external bus speed
  • 133MHz internal clock speed
  • up to 16Kb cache
  • 16- and 32-bit DSP instructions, capable of 16, 24, 32, and 40-bit results
  • 32-bit MAC unit
  • DSP extensions include parallel operations, operand with condition, zero overhead loop control, and additional system control instructions.
  • Barrel Shifter (shift instructions require only one cycle)
  • X/Y RAM Spaces
  • Supported by Microsoft's upcoming Windows CE operating system and Visual Studio tools kit (due 1999)

Features
p/n: SH7729

  • SH3-DSP 32-bit RISC Core - Register-based architecture
  • 1.8V Core, 3.3V I/O
  • PLL
  • 133MHz internal/66MHz external clocks
  • Power down modes
  • MMU w/16Gbytes address space
  • 16Kbyte cache
  • 8Kbyte X-RAM / 8Kbyte Y-RAM
  • 3-channel 32-bit autoreload timer
  • RTC with 32KHz external crystal
  • Three SCIs
  • 4-channel DMA
  • 8-channel 10-bit A/D, ±4 LSB accuracy, 10µsec conversion time
  • 2-channel  8-bit D/A, ±4 LSB accuracy, 10µsec conversion time
  • Seven external interrupt pins
  • External DRAM Support
  • JTAG interface
  • Real-time branch address trace capability
  • 209-pin LQFP Package

Pricing and Availability
Available December 1998, est. $29 @ 10Ku quantities

For more information on this product, contact Hitachi Semiconductor.

Code Compatibility
The SH3-DSP is object code compatible with Hitachi's SH1, SH2, and SH3 cores.

Development Tools
Hitachi SH3-DSP cores will be supported by the following development tool suppliers:

In-circuit emulators: HP, Orion

Compilers: Hitachi, Green Hills

Real-Time Operating Systems: Accelerated Technologies, Wind River Systems

 

 

 


HOME | Cores   |  Tools  |  App Notes  |  References  |  Semiconductors  |  Tutorials  |  What's Inside
White Papers | Editorials  |  News  |  Marketplace  |  Events  |  Jokes
Contact
  |  CPU Technologies  |  Privacy Statement

SEARCH

Waddya think of Microcontroller.com? Email us your comments!

* * * Legal Gibberish * * *
Copyright © 1996-2001 CPU Technologies. All Rights Reserved. Information provided "as-is" without warranty.
Some statements may be covered under the United States Fair Use act.
Contact Microcontroller.com for usage and copy permission.
LEGAL DISCLAIMER